Circuits will be generated for all Trails within the topology. The names for the automatically generated circuits will be generated based on the A-end and Z-end Port information from the Trail. The names of the A-End Input Port and the Z-End Output Port are used (based on relationships from the Trail directly to these end points).
